Abstract-A fitting model is developed for accounting the asymmetric ambipolarities in the I-V characteristics of graphene FETs (G-FETs) with doped channels, originating from the thermionic emission and interband tunneling at the junctions between the gated and access regions. Using the model, the gate-voltage-dependent intrinsic mobility as well as other intrinsic and extrinsic device parameters can be extracted. We apply it to a top-gated G-FET with a graphene channel grown on a SiC substrate and with SiN gate dielectric that we reported previously, and we demonstrate that it can excellently fit its asymmetric I-V characteristic.
I. INTRODUCTION
G RAPHENE FETs (G-FETs) have been vastly investigated for ultrahigh-speed electronics [1] since the discovery of graphene [2] , [3] . The demonstration of intrinsic mobility higher than 200 000 cm 2 /Vs of peeling graphene at room temperature [4] stimulated the development of fabrication technologies of G-FETs that maintain both the ultimately high mobilities and realize the large-scale integration at the same time. Up to now, techniques such as the utilization of C-face of 4H-or 6H-SiC [5] and epitaxial chemical-vapordeposition (CVD) growth on heteroepitaxial metal substrates [6] have been developed to realize high-quality, large-area graphene, while techniques such as hydrogen intercalation between graphene and SiC substrates [7] , and low-damage deposition of silicon nitride (SiN) as gate dielectrics [8] have been introduced to suppress the interfacial effects of substrates and gate dielectrics.
For the evaluation of growth and gate-stack technologies of G-FETs on their performances, the most important figure of merit is the intrinsic mobility, i.e., the mobility in the gated region of a G-FET. It is directly influenced by carrier scattering mechanisms originated from scatterers in graphene, substrates, and gate dielectrics. There exist several models [9] - [12] which can be used for fitting the I -V characteristics of G-FETs and extracting the intrinsic mobilities. However, they assume gatevoltage-independent mobilities and, more importantly, do not consider the asymmetric ambipolarities in the I -V characteristics with doped channels, which arises due to the thermionic emission and interband tunneling between the gated and access regions [13] , [14] (although they are accounted phenomenologically as asymmetric access resistances in [12] ). To fully evaluate and understand the device performances from their I -V characteristics, those factors must be considered. The former provides more useful information about G-FETs, depending on operating points of the gate voltage in question, e.g., as amplifiers the mobility at maximum transconductance is important, while the concentration-dependent mobility (and momentum relaxation time) is more important for terahertz lasers [15] . The latter is important to extract the hole mobility correctly; otherwise, it causes an unphysically large discrepancy in the electron and hole mobilities [8] .
The purpose of this paper is to develop a fitting model to extract the gate-voltage-dependent intrinsic mobilities in G-FETs and other intrinsic and extrinsic device parameters, considering the asymmetric ambipolarities in the I -V characteristics of G-FETs with doped channels, and to demonstrate its applicability to real devices. The model includes: 1) energydependent momentum relaxation time and 2) the thermionic emission and interband tunneling at n-i/i-n or n-p/p-n junctions formed at the edges of the gated region, which results in the asymmetric ambipolarities. We demonstrate that our model can fit the measured asymmetric I -V characteristic of a fabricated G-FET excellently and can extract the gate-voltagedependent intrinsic mobility and other intrinsic and extrinsic device parameters. At the same time, it is turned out that there is a fundamental difficulty of unique extraction of the intrinsic mobility from a single I -V characteristic only, because of inseparability of the extrinsic resistance to the gate-voltageindependent part of the resistance of the gated region. Instead, we introduce a method to find the upper and lower bounds of the mobility.
II. FITTING MODEL
In the model developed below, we restrict ourselves in the case where: 1) the graphene channel with zero gate voltage is uniformly and sufficiently doped (either n or p); 2) the G-FET operates in the linear regime, i.e., where the 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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drain voltage is sufficiently small, so that the drain current is proportional to the drain voltage; 3) the gated region of the channel is sufficiently long, so that the Drude model for its conductivity is applicable; and 4) the access regions are sufficiently long, so that the potential distribution around n-i/i-n or n-p/p-n junctions does not change by the presence of contacts. In addition, we neglect the variation of concentration in the gated region by the voltage drop across it when applying the source-drain voltage, which was indicated in [16] . This together with assumption 3) makes the calculation of the conductance in the gated region somewhat inaccurate in the proximity of the Dirac voltage, where the concentration variation is large and even charge polarity might change. Away from the Dirac voltage, however, this effect should be negligibly small as long as the source-drain voltage is small, which is guaranteed by assumption 2), and it should not affect the fitting of an entire I -V characteristic. Here, we consider the n-doped channel; the model can be easily extended to the case of the p-doped channel by exploiting the symmetry of the electron and hole transports. We also focus on a top-gated G-FET, as the extension to a top-and/or back-gated G-FET is straightforward, except that we need to take care of variation of the contact resistance by the back gate [17] . The symmetry of electron and hole transport based on the linear energy spectrum of graphene is also assumed. Although the symmetry can be broken by extrinsic factors, such as defects and strain, such an asymmetry is much smaller than the asymmetric ambipolarity of I -V characteristics originating from the thermionic emission and interband tunneling, especially under assumption 1).
Those assumptions are made, so that the fitting of measured I -V characteristics and the extraction of intrinsic and extrinsic device parameters can be done with reasonable computational cost. At the same time, with those assumptions, the fitting model does not serve as a compact model.
A schematic view of a top-gated G-FET under consideration is shown in Fig. 1(a) . The following geometrical parameters are assumed to be known from the device design: the gate length L g , thickness t g and relative permittivity ε t of the gate dielectric, the channel width W ch , relative permittivity of the substrate ε b , and length of the access regions L a . The doping concentration, which is represented through the Fermi level, ε dope , is to be determined by the fitting. Fig. 1(b)-(d) shows the band diagrams in the channel at zero drain voltage with different gate voltages. Depending on the value of the gate voltage, the carrier type of the gated region becomes either n, i, or p [ Fig. 1(b) , (c), or (d), respectively].
We consider the thermionic emission and interband tunneling either at n-i/i-n or n-p/p-n junctions formed at the edges of the gated region [see Fig. 1(e) ]. As shown in Fig. 1(f) , the channel resistance can be represented as the sum of the resistance of the gated region, R g , the resistance due to the thermionic emission and interband tunneling at the junctions, R tt , and the extrinsic resistance, R s = 2(R a + R c ), which do not depend on the gate voltage where G g is the conductance of the gated region, and G thermal and G tunnel are the conductances associated with the thermionic emission and interband tunneling at the two junctions, respectively. Expressions of G g , G thermal , and G tunnel shall be derived and discussed in detail in Sections II-A-II-C.
A. Conductance of Gated Region
The conductance of the gated region can be expressed as
where W ch is the channel width, L g is the gate length, and σ e and σ h are the electron and hole Drude conductivities, respectively, which can be derived from the Boltzmann equation
In (3), e is the elementary charge,h is the reduced Planck constant, 
Here, c g = ε t ε 0 /t g , where ε 0 is the vacuum permittivity, is the static capacitance per unit area between the gate and the channel, and n dope = n(ε dope , T ) and p dope = p(ε dope , T ) are the electron and hole concentrations by doping, which are given by
where v F is the Fermi velocity of graphene. Then, the Fermi level of the gated region ε g can be calculated for an arbitrary gate voltage from the relation [18] 
Equations (4)- (6) implicitly account for the quantum capacitance of graphene through ε dope and ε g in the left-hand sides of (4) and (6), so that the Fermi level ε g around the Dirac voltage is calculated more accurately than accounting only for the static capacitance. The only unknown quantity here is the Dirac voltage, and it should be calculated as a fitting parameter.
In general, the energy-dependent momentum relaxation time τ i in (3) should include contributions from possible scatterers: acoustic/optical phonons in graphene, disorders (short-range point defects and long-range inhomogeneities), charged impurities, grain boundaries, surface optical phonons, and surface roughnesses in the substrate and the gate dielectric. To demonstrate the importance of including the energydependent momentum relaxation time for the extraction of the intrinsic mobility, however, we focus only on two contributions in this paper and represent the momentum relaxation time as follows:
The first term in (7) is the contribution from scatterers, whose scattering rates are linear in energy (e.g., acoustic phonons at not too low temperatures [19] and point defects [20] ), whereas the second term is that from long-range inhomogeneities [20] with nonlinear scattering rate (including ripples, surface roughnesses in the substrate and the gate dielectric, and, in some sense, grain boundaries if they are sufficiently dense). They are expressed as
where α lin is a dimensionless fitting parameter, l inh and U inh are the correlation length and the characteristic potential of inhomogeneities, (z) = exp(−z 2 /2) × I 1 (z 2 /2)/z 2 , and I 1 is the first-order modified Bessel function. The minimum value of α lin at room temperature is bounded by the acoustic phonon scattering and is 6.58 × 10 −3 . The inclusion of the second term, which is nonlinear in energy, is crucial to describe the gate-voltage dependence of the resistance, because the conductivity becomes independent of the gate voltage if the nonlinear term is absent, as pointed out in [4] and [18] . Conversely, the second term is sufficient to qualitatively describe the usual gate-voltage dependence of the conductivity, i.e., the ambipolar curve with minimum conductivity. This is clearly shown in Fig. 2 , which shows gate-voltage dependences of total conductivities, σ e + σ h . In Fig. 2 , we used the following parameters: l inh and U inh for the inhomogeneity scattering, α lin = 6.58 × 10 −3 for the acoustic-phonon scattering, the Dirac voltage V dirac = 0, the thickness of the gate dielectric t g = 45 nm, and the relative permittivity of the gate dielectric ε t = 4.2. As expected, the Gate-voltage dependences of total conductivities, σ e + σ h , with different values of l inh and U inh for the inhomogeneity scattering, α lin = 6.58 × 10 −3 for the acoustic-phonon scattering, the Dirac voltage V dirac = 0, and the thickness and relative permittivity of the gate dielectric t g = 45 nm and ε t = 4.2, respectively. conductivity is constant in the case where U inh is equal to zero. In addition, it is seen from Fig. 2 that the sharpness of the minimum changes with l inh .
B. Thermionic-Emission and Interband-Tunneling Conductances
The conductances associated with the thermionic emission, G thermal , and with the interband tunneling, G tunnel , at the junctions can be expressed approximately as follows [13] , [14] :
with G tunnel being equal to 0 for ε g < 0.
Here,
is the in-plane electric field at the tunneling point between the gated and access regions, where the Fermi level is equal to zero, and α thermal and α tunnel are the dimensionless fitting parameters. If the analytical expressions work perfectly, then α thermal = α tunnel = 1. Equation (9) is slightly different from that derived in [14] ; it reflects the fact that the doping concentrations in both source and drain sides of the access regions in top-gated G-FETs do not depend on the drain voltage. The fitting parameters α thermal and α tunnel are introduced to compensate to some extent for cases where the analytical expressions above do not provide good approximations. Those especially include the case of a low doping concentration and/or the case close to the Dirac voltage, where the thermal spread of the distribution functions should be considered for the interband tunneling, and the case where voltage drops at the junctions and the gated region change the barrier height from ε g in the thermionic emission. Rather than searching for an analytical approximation of E tunnel for top-gated G-FETs similar to that derived in [13] for top-and back-gated G-FETs, we numerically solve the 2-D Poisson equation for the geometry with a top gate and a graphene channel to calculate E tunnel . It is solved by the finite-element method. Given the gate voltage and the Dirac voltage, the charge density distribution in the channel is selfconsistently calculated by Newton's method. This allows us We set α thermal = α tunnel = 1. Other parameters used are the same as in Fig. 2 .
to obtain E tunnel in wide ranges of V g and V dirac , as well as with different values of ε b and ε t . Fig. 3(a) shows E tunnel versus the gate voltage with different Dirac voltages (other parameters the same as in Fig. 2 ). As the gate voltage sweeps negatively, it increases rapidly below the Dirac voltage. After that, E tunnel gradually decreases. This is associated with the gate fringe effect that gradually extends the p-region under the gate with a gradual decrease in the slope of the n-p junction, i.e., the electric field. The decrease is less pronounced for higher Dirac voltage, because the higher electron concentration in the n-regions screens the fringe electric field of the gate more effectively and prevents the extension of the p-region. Fig. 3(b) shows the gate-voltage dependence of the resistance R tt , which is a parallel connection of 1/G thermal and 1/G tunnel . As can be understood from Fig. 3(b) , it exhibits an abrupt increase as the gate voltage sweeps negatively across the Dirac voltage. For V g > V dirac , G thermal is large and the resistance is fairly small [corresponding to Fig. 1(b) ]. After V g passes through V dirac , G thermal exhibits exponentially decrease, so that the total resistance rises abruptly. Meanwhile, for V g < V dirac , G tunnel starts to increase [ Fig. 1(c) and (d) ]. In a range of V g , where −k B T ε g < 0, G thermal is comparable with G tunnel , so that the nonmonotonic decrease in the total resistance can be seen for the lower values of V dirac in Fig. 3(b) .
C. Extraction of Intrinsic Mobility in Gated Region
Fitting of measured I -V characteristics given as resistances, R n , at gate voltages V gn (n = 1, 2, . . . , N) is done by finding the least squares of the function
where R(V gn ) is calculated as (1), with fitting parameters V dirac , α lin , U imh , l imh , α thermal , α tunnel , and R s . In the fitting demonstrated in Section III, the simulated annealing method was adapted to find the optimal set of the fitting parameters. To reduce the computational cost of the optimization search, we prepared a (12) where n and p can be calculated from (4)-(6). Since we assume the symmetry of the electron and hole transports, the gate-voltage dependences of the electron and hole mobilities are symmetric with respect to the Dirac voltage.
As discussed in Section II-A, if the nonlinear term in (8) is absent, the total conductivity in (2) is independent of the gate voltage. Similarly, even when the nonlinear term is not too large compared with the linear term, contributions from those terms to the total conductivity and, hence, the resistance can be approximately separable. In other words, the resistance of the gated region is approximately represented
where R lin is the contribution from the linear term and is constant, and R inh is that from the nonlinear term. In such a situation, the resistance R lin and the extrinsic resistance, R s , cannot be well separated from each other. In turn, the unique extraction of the intrinsic mobility from an I -V characteristic necessitates another complementary measurement, such as a direct measurement of R s , or temperature-dependent I -V characteristics. This is not specific to the model developed in this paper but is a fundamental issue for any extraction methods for gate-voltagedependent intrinsic mobilities of G-FETs, especially those with high-quality graphene channels in which the acoustic-phonon scattering becomes one of major scattering mechanisms.
However, it is possible to extract the range of intrinsic mobility from a single I -V characteristic. First, the lowest value of α lin is equal to 6.58 × 10 −3 for room-temperature acoustic-phonon scattering. Second, the lowest value of R s can be roughly estimated from a contact resistivity already reported in the literature [17] , [21] corresponding to the contact materials and the processing techniques that a G-FET under consideration is fabricated with. Those determine the lower and upper bounds of the mobility, respectively. In this case, we first find all the fitting parameters from the fitting, and then, we replace either α lin or R s with its lowest value and find another to give a minimum value of (11).
III. FITTING OF I-V CHARACTERISTIC OF G-FET WITH
SiC SUBSTRATE AND SiN GATE DIELECTRIC Here, we apply the fitting model to a G-FET fabricated and measured in our previous work [8] . It has a graphene channel grown on a C-face 4H-SiC substrate and a SiN gate dielectric. The geometrical parameters of the G-FET are as follows: the gate length L g = 4.4 μm, thickness t g = 45 nm and relative permittivity ε t = 4.2 of the gate dielectric, the channel width W ch = 11 μm, relative permittivity of the substrate ε b = 9.7, and the length of access regions L a = 100 nm. The measured relative permittivity of SiN is lower than the known value in the literature (∼7.5) possibly, because deposition conditions were identical with those for the growth of large-area, thick SiN passivation layers and not optimized for the deposition of thin gate dielectrics. In addition, the short access regions Fig. 4 . Total resistance of the G-FET in [11] measured at the drain voltage V ds = 50 mV and at room temperature, T = 300 K (circles), a fitting curve for it calculated with the lowest value of R s = 40 (solid line), and the decomposition into the gate-voltage dependent portions, R g and R tt (inset).
were prepared to reduce the access resistance. The lowest value of the extrinsic resistance was set to R s = 40 using the resistivity taken from [21] . The assumption 1) of the model mentioned in Section II was confirmed by observing a large negative shift of the peak of the I -V characteristic, meaning the channel is highly n-doped, while assumption 2) was checked by applying the source-drain voltage up to V ds = 100 mV. The assumption 3) is evidently valid, although the short access regions slightly violate assumption 4). Possible effects of this violation on fitting results shall be discussed later. Fig. 4 shows the total resistance of the G-FET in [8] measured at V ds = 50 mV and at room temperature together with a fitting curve for it calculated using the model with R s = 40 . It demonstrates an excellent result of the fitting. Values of the fitting parameters were as follows: V dirac = −7.82 V, α lin = 9.42 × 10 −3 , U imh = 24.9 meV, l imh = 4.59 nm, α thermal = 5.33, and α tunnel = 3.11. The same fitting except with setting the lowest value of α lin = 6.58×10 −3 was also performed, and extrinsic resistance was R s = 56.2 . There were no visible differences in the fitting curves. This illustrates the difficulty of unique extraction of α lin and R s from a single I -V characteristic and the necessity of finding their ranges (and the intrinsic mobility). We also checked for I -V characteristics of other devices with different geometries and different graphene qualities and confirmed that the model can fit them excellently.
From the extracted Dirac voltage, the doping concentration is obtained as 3.91 × 10 12 cm −2 . It can be seen in Fig. 4(a) that the Dirac voltage does not correspond to the peak of the total resistance, at V g = −8.75 V. This shift takes place because the resistance of the gated region, R g , has a peak at the Dirac voltage but the resistance due to the thermionic emission and interband tunneling, R tt , has an abrupt increase there [see Fig. 4(a) (inset) ]. In general, with an n-doped channel, the latter resistance shifts the peak of the total resistance to the left, and the left part of the total resistance shifts up; vice versa with a p-doped channel. Fig. 5 shows the scattering rates 1/τ lin and 1/τ inh with extracted parameters as the functions of carrier energy. Compared with the acoustic-phonon-limited scattering rate, 1/τ lin with α lin = 6.58 × 10 −3 , the scattering rates 1/τ lin with α lin = 9.42 × 10 −3 and 1/τ inh are of the same order (the latter is even lower than that). This indicates that in the G-FET under consideration, the external scattering sources other than acoustic phonons are remarkably suppressed and the scattering rate is comparable with that by acoustic-phonon scattering.
Values of the extracted fitting parameters for the thermionic emission and interband tunneling, α thermal = 5.33 and α tunnel = 3.11, which are higher than expected, mean that the analytical expressions (9) and (10) and/or the numerical calculation of E tunnel underestimate those in the real G-FET. For the interband tunneling, neglect of thermal spread of distribution functions when the gated region become i-region (i.e., V g ∼ V dirac ), invalidation of an assumption of smooth n-p junctions required for the analytical expression of the tunneling probability [22] to derive (10) , and/or inaccuracy of E tunnel due to the neglect of contacts in the numerical calculation can be possible reasons. The last one can be caused by the short access regions in our G-FET. For the thermionic emission, the change in the barrier height by voltage drops at the junctions and the gated region and by the presence of the contacts due the short access regions, and/or the local heating of electrons at the junctions can cause the increase in the conductance. Although identification of reasons for these discrepancies, as well as correction to the model while keeping computational costs of finding optimal fitting parameters reasonably low, necessitate further investigation, it is out of the scope of this paper. Fig. 6 shows the gate-voltage-dependent intrinsic mobility (V g > V dirac for electrons and V g < V dirac for holes) and the intrinsic transconductance (inset) with the voltage drop of 50 mV in the gated region. For the mobility, total concentration (n-p) corresponding to each gate voltage is also shown. Here, we define the intrinsic transconductance as (13) which is the transconductance in the gated region as if all the source-drain voltage is applied to there. As shown in Fig. 6 , the intrinsic mobility exhibits the maximum of 194 000-239 000 cm 2 /Vs at the Dirac voltage and 50 600-63 300 cm 2 /Vs at the maximum of the intrinsic transconductance. This together with the low extrinsic resistance, 40-56.2 , indicates an excellent performance of the G-FET. Those very high intrinsic mobilities are achieved because of a high-quality graphene grown on a SiC substrate and a SiN dielectric deposited by the plasma-enhanced CVD technique, which has less damage on the graphene channel [8] . The extracted value of the constant mobility in [8] , 101 000 cm 2 /Vs, is only at the middle between the maximum mobility and the mobility at the maximum intrinsic transconductance, and is insufficient to represent either of the latter values. The gate-voltage-dependent mobility provides more useful information about G-FETs, depending on the operating points of the gate voltage in question, e.g., as amplifiers the mobility at maximum transconductance is important, while for as terahertz lasers [15] , the concentration-dependent momentum relaxation time is more important to determine the device performance. In either case, the fitting model is a powerful tool to correctly extract intrinsic and extrinsic device parameters of G-FETs for the evaluation of growth and gatestack technologies of G-FETs on their performances.
IV. CONCLUSION
A fitting model for asymmetric I -V characteristics of G-FETs was developed in order to correctly extract the gatevoltage-dependent intrinsic mobility in the gated region and other intrinsic and extrinsic device parameters. It took into account: 1) the energy-dependent momentum relaxation time to describe the gate-voltage-dependent mobility and 2) the thermionic emission and interband tunneling at n-i/i-n or n-p/p-n junctions formed at the edges of the gated region to describe the asymmetric ambipolarities in I -V characteristics. It was turned out that there is a fundamental difficulty for any extraction methods in separating the gate-voltage-independent part of the gate resistance from contact and access resistances, i.e., the unique extraction of the intrinsic mobility from an I -V characteristic necessitates another complementary measurement. Instead, the upper and bounds of the mobility can be found. The model was applied to a top-gated G-FET with a graphene channel grown on a SiC substrate and with SiN gate dielectric we reported previously. We demonstrated that the model can excellently fit the I -V characteristic and can extract its high intrinsic mobility as well as its low extrinsic resistance.
